CFP last date
22 September 2025
International Journal of Computer Applications
A Publication of Foundation of Computer Science, Delaware
Scholarly peer reviewed publication
Home
Archives
About Us
The Model
Indexing, Abstracting, and Archiving
Editorial Board
Review Board
Associate Editorial Board
Policy on Publication Ethics
Vision & Mission
Publication Ethics and Malpractice Statement
For Authors
Call for Paper - Submission Open
Topics
Journal Prints
Article Correction Policy
Publishing practices
IJCA Frequently Asked Queries
Authors Self-Archiving Policy
Citation Improvement
Home
Proceedings
National Conference on VLSI and Embedded Systems
Number 1
Call for Paper
October Edition
IJCA solicits high quality original research papers for the upcoming October edition of the journal. The last date of research paper submission is 22 September 2025
Submit your paper
Know more
The week's pick
Real-Time Video Transmission using Gaussian Minimum Shift Keying (GMSK) on GNU Radio and USRP for Radiation Monitoring Applications in Nuclear Reactors
Nabiha Ben Abid
Abdalla M. Khattab
Hani A.M. Harb
Chokri Souani
Random Articles
National Conference on VLSI and Embedded Systems
Number 1
Comparative analysis of Clock gated Data Look Ahead and Conditional Capture Flip-Flops and their area of Applications
Authors: S. Vinoth Kumar, P. Rajshekar, A. Parvathi Karthica, M. Malathi
An Interconnectivity based Efficient Partitioning Algorithm of Combinational CMOS Circuits
Authors: Milon Mahapatra, M. Malathi, B. Srinath
Design of High Speed Array Multiplier using BiCMOS Logic for Driving Large Load
Authors: G. Rajeshwari, Anjo. C. A, N. Arun Kumar
Design of GDI based 4-Bit Multiplier using Low Power Adder Cells
Authors: E. J. Priyanka, S. Vanitha, P. C. Rupa, N. Arun Kumar, B. Vigneshraja
Implementation of a High Speed Single Precision Floating Point Unit using Verilog
Authors: Ushasree G, R Dhanabal, Sarat Kumar Sahoo and
FPGA Implementation of a CORDIC-based Radix-8 FFT Processor for Real-Time Harmonic Analyzer
Authors: Venkata Subbarao Gutta, S. Malarvizhi
Design of Digital Filter using Low Power and Area Efficient SQRT CSLA
Authors: R. Subha, G. Durga
4 Bit Reconfigurable ALU with Minimum Power and Delay
Authors: B. Lokesh, K. Dushyanth, M. Malathi